Efficient mapping of an image processing application for a network-on-chip based implementation
by Marcus Vinicius Carvalho Da Silva, Nadia Nedjah, Luiza de Macedo Mourelle
International Journal of High Performance Systems Architecture (IJHPSA), Vol. 2, No. 1, 2009

Abstract: Network-on-chip (NoC) is considered the next generation of communication infrastructure, which will be omnipresent in different environments. In the platform-based methodology, an application is implemented by a set of collaborating intellectual properties (IPs) blocks. Increasing scale integration increases the number of possible IPs to be addressed on a NoC platform. In this paper, we propose a multi-objective evolutionary-based mapping of an image processing application on a NoC based platform. The IP mapping is driven by the area occupied, execution time and power consumption.

Online publication date: Thu, 10-Dec-2009

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of High Performance Systems Architecture (IJHPSA):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com