Systolic traffic modelling in network on chip Online publication date: Fri, 31-Oct-2014
by Ming-Wei Qin; Jian-Hao Hu; Shang Ma
International Journal of Wireless and Mobile Computing (IJWMC), Vol. 7, No. 2, 2014
Abstract: In this paper, we present the systolic architecture unit in NoC and address the fundamental issue of traffic modelling for systolic architectures unit in SoC design. We improve the synthetic trace generation method in order to simulate in systolic architectures unit and analyse the effect of the systolic architecture for traffic model, give the function HY=F(HX1,HX2) by simulating and surface fitting for 2-input and 1-output systolic architecture unit traffic model. Our proposed technique allows designers implementing on-chip communication networks to model the traffic of any application by systolic architectures unit more effectively. This will enable systems designers to optimally their mapping and routing, architectures, and so on. Ultimately, designers will achieve optimal trade-off performance metrics and application quality.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Wireless and Mobile Computing (IJWMC):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com