A simulation-based correlation power analysis attack to FPGA implementation of KASUMI block cipher Online publication date: Fri, 06-Oct-2017
by Massoud Masoumi; Sobhan Saie Moghadam
International Journal of Internet Technology and Secured Transactions (IJITST), Vol. 7, No. 2, 2017
Abstract: Correlation power analysis (CPA) is a powerful kind of power analysis attacks that is able to break ciphers using correlation between power consumption of the device and hamming weight of the key-dependent values of the algorithm. This paper describes a successful CPA attack against FPGA implementation of KASUMI, a block cipher used in the confidentiality and integrity algorithms of the 3rd generation partnership program (3GPP) mobile communications which is also very suitable for hardware implementation. The main contribution of this paper is that it presents a simulation-based CPA attack which does not need any experimental setup and leads to considerable saving in time and cost. To the best of our knowledge, there are a few articles that present simulation-based power analysis of block ciphers in detail, and specifically, there is no report about mounting of simulation-based or non-simulation-based power analysis attack against hardware implementation of KASUMI in the open literature.
Online publication date: Fri, 06-Oct-2017
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Internet Technology and Secured Transactions (IJITST):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email firstname.lastname@example.org