On-chip adaptive switched capacitor-based DC-DC converter
by Jagannadha Naidu K; Kevin Kansagara; Harish M. Kittur
International Journal of Power Electronics (IJPELEC), Vol. 8, No. 1, 2016

Abstract: Electronic circuits in system on chip (SoC) require multiple stable voltages derived from power source available for chip. The proposed step-down converter design uses pulse frequency modulation with minimum number of transistors instead of high transistor density pulse width modulation and analogue to digital converter combination architecture to achieve high efficiency. This design is free from space-consuming inductor and adaptable to load changes as per supply voltage requirements of different power domains on a SoC. This design is implemented in 45 nm CMOS technology. The buck converter produces stable 0.3, 0.45, 0.6 and 0.8 V voltages with 1.2 V supply voltage and 500 MHz system clock frequency at load current of 100 µA.

Online publication date: Thu, 26-Jan-2017

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Power Electronics (IJPELEC):
Login with your Inderscience username and password:

    Username:        Password:         

Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com