A highly efficient behavioural model of router for network-on-chip with link aggregation Online publication date: Sat, 19-Jul-2014
by Ievgen Korotkyi; Oleksandr Lysenko
International Journal of Embedded Systems (IJES), Vol. 5, No. 1/2, 2013
Abstract: A new method of link aggregation (LAG) in networks-on-chip (NoC) is investigated. This method considerably (by 152 ÷ 300%) increases a network saturation threshold by connection of topologically adjacent routers using of multiple physical links. The authors consider several ways how to improve simulation performance of digital circuits. An algorithm, which illustrates operation of high-performance SystemC model of a NoC router with LAG, is proposed. This paper also includes results of computer simulation of the suggested fast SystemC model and its synthesisable System Verilog counterpart. The results of ModelSim simulation show that usage of proposed SystemC model instead of its System Verilog analogue reduces the duration of simulation in ten times and diminish the required memory in 121 times. Herewith, the prediction error for saturation threshold of NoC does not exceed 6.1%.
Online publication date: Sat, 19-Jul-2014
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email firstname.lastname@example.org