A hardware architecture for subtractive clustering Online publication date: Sat, 21-Mar-2015
by Marcos Santana Farias, Nadia Nedjah, Luiza De Macedo Mourelle
International Journal of High Performance Systems Architecture (IJHPSA), Vol. 3, No. 2/3, 2011
Abstract: Clustering algorithms are used extensively to organise and categorise abundant data. This paper describes the implementation of subtractive clustering algorithm in hardware. The solution developed in this paper seeks a hardware implementation to automatic and fast identification of cluster centres. This hardware proposed is generic so it can be used in any data classification problems, omnipresent in identification systems.
Online publication date: Sat, 21-Mar-2015
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of High Performance Systems Architecture (IJHPSA):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email firstname.lastname@example.org