Title: Novel design of nanometric reversible floating point adder with parity preservation capability

Authors: Parisa Tabatabaii; Majid Haghparast

Addresses: Department of Computer Engineering, Tabriz Branch, Islamic Azad University, Tabriz, Iran ' Department of Computer Engineering, Yadegar-e-Imam Khomeini (RAH) Branch, Islamic Azad University, Tehran, Iran

Abstract: Reversible logic is a new theme of study that requires reversible logic circuits and plays a vital role in quantum computing, low power CMOS and nanotechnology. Parity preserving is one of the oldest procedures for the extension of fault tolerant systems. Floating-point addition is one of the most complicated computer arithmetic operations. There are many reversible implementations of logical and arithmetic units like ALU, multiplier, adder, etc., but few designs for reversible floating-point adder exist. In this paper, we present parity preserving reversible floating-point adder design with nanometric scale for the first time. Also, we present a parity preserving reversible gate. At the end, the final results are reported. All the scales are in nanometric area.

Keywords: reversible logic; reversible floating point addition; parity preservation; nanotechnology; quantum computing; fault tolerance.

DOI: 10.1504/IJICA.2016.077593

International Journal of Innovative Computing and Applications, 2016 Vol.7 No.2, pp.76 - 83

Received: 29 Sep 2015
Accepted: 01 Mar 2016

Published online: 06 Jul 2016 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article