Title: Power-area trade-off in power gated FSM synthesis

Authors: Priyanka Choudhury; Sambhu Nath Pradhan

Addresses: Department of Electronics and Communication Engineering, National Institute of Technology Agartala, Agartala, Tripura-799046, India ' Department of Electronics and Communication Engineering, National Institute of Technology Agartala, Agartala, Tripura-799046, India

Abstract: Partitioning and state encoding of FSM is done to minimise power consumption of final power gated circuit. Partitioning of the FSM into two sub-FSMs and then power gating the inactive sub-FSM incorporates some extra circuitry that increases the total area. So, power consumption is minimised, but at cost of increase in area. To get the power and area optimised power gate implemented circuit, we need to check the variation in power and area by varying weights associated with power and area during partitioning and encoding of FSM targeting power gated synthesis and then fix the weights for power and area for power and area optimised FSM synthesis. In this paper genetic algorithm has been used to find the power-area trade off during partitioning and state encoding of FSM for its power gated implementation. The trade-offs has been determined for different boundary depths.

Keywords: partitioning; state encoding; finite state machine; power gating; power-area trade-off; FSM synthesis; power consumption; genetic algorithms.

DOI: 10.1504/IJCAD.2016.075891

International Journal of Circuits and Architecture Design, 2016 Vol.2 No.1, pp.13 - 29

Received: 14 Feb 2015
Accepted: 24 May 2015

Published online: 12 Apr 2016 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article