Title: Network-on-chip architecture design based on mesh-of-tree deterministic routing topology

Authors: Santanu Kundu, Santanu Chattopadhyay

Addresses: Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, Kharagpur 721302, India. ' Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, Kharagpur 721302, India

Abstract: Network-on-Chip (NoC) is a new paradigm for designing future System-on-Chips (SoCs) where large numbers of Intellectual Property (IP) cores are connected through an interconnection network. The communication between the nodes is achieved by routing packets rather than wires. It supports high degree of reusability, scalability, and parallelism in communication. Here, we present NoC architecture based on Mesh-of-Tree (MoT) deterministic routing. MoT interconnection has the advantage of having small diameter as well as large bisection width. It is known as the fastest network when considered solely in terms of speed. The routing algorithm ensures that the packet will always reach the destination through the shortest path and it is deadlock free. We also present how Globally Asynchronous Locally Synchronous (GALS) style of communication has been implemented by using FIFO in mixed clock system.

Keywords: network-on-chip; system-on-chip; mesh-of-tree; globally asynchronous locally synchronous; GALS; interconnection networks; deterministic routing; dual clock FIFO; deterministic routing topology; intellectual property cores; IP cores; packet routing.

DOI: 10.1504/IJHPSA.2008.021797

International Journal of High Performance Systems Architecture, 2008 Vol.1 No.3, pp.163 - 182

Published online: 04 Dec 2008 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article