Title: Implementation of area-efficient AES using FPGA for IOT applications

Authors: Muttuluru Sreekanth; R.K. Jeyachitra

Addresses: Department of ECE, National Institute of Technology, Tiruchirappalli, Tamil Nadu, 620015, India ' Department of ECE, National Institute of Technology, Tiruchirappalli, Tamil Nadu, 620015, India

Abstract: The increase in internet technology has made the number of devices connected to the internet increase day by day. The information transferred over the electronic media is vulnerable to security attacks. To protect the information, the data transferred over the internet should be encrypted. Therefore, it is essential to design the encryption architecture which is suitable for the resource constrained devices. FPGA implementation of area-efficient AES encryption algorithm is presented in this work. The proposed architecture includes 8-bit data path which reduces the number of internal wires. There are two register banks, the state register and the key register, which are used for storing intermediate results along with performing the operations in encryption and key expansion phase which reduces the area. Substitute bytes operation is implemented using ROM based LUT structure. The mix columns operation with 8-bit data path is realised using the four internal registers. This reduces area which is suitable for IOT applications which is the primary objective.

Keywords: advanced encryption standard; AES; cryptography; decryption; encryption; FPGA; finite state machine; FSM; internet of things; IOT; look up table; LUT.

DOI: 10.1504/IJES.2022.125446

International Journal of Embedded Systems, 2022 Vol.15 No.4, pp.354 - 362

Received: 25 Jan 2022
Received in revised form: 25 Apr 2022
Accepted: 18 May 2022
Published online: 09 Sep 2022 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article