Title: Reconfigurable architecture for heterogeneous multi-core and many-core architecture with IoT assistance

Authors: Xuefeng Xing; Jing Cao; Hongtao Zhou; Lei Song; Yanan Qiu

Addresses: Northeast Petroleum University, Daqing, Heilongjiang, 163318, China; The Key Laboratory for Oil Big Data and Intelligent Analysis of Heilongjiang Province, Daqing, Heilongjiang, 163318, China ' School of Mathematics and Information Science and Technology, Hebei Normal University of Science and Technology, Qinhuangdao, Hebei, 066000, China ' Northeast Petroleum University, Daqing, Heilongjiang, 163318, China; The Key Laboratory for Oil Big Data and Intelligent Analysis of Heilongjiang Province, Daqing, Heilongjiang, 163318, China ' Northeast Petroleum University, Daqing, Heilongjiang, 163318, China; The Key Laboratory for Oil Big Data and Intelligent Analysis of Heilongjiang Province, Daqing, Heilongjiang, 163318, China ' Northeast Petroleum University, Daqing, Heilongjiang, 163318, China; The Key Laboratory for Oil Big Data and Intelligent Analysis of Heilongjiang Province, Daqing, Heilongjiang, 163318, China

Abstract: This paper discusses a multi-core real-time device reconfigurable and has a sequence of configurations, each lifted to a predetermined state, executing different functions performed by the process. Multiple cores enhance one's efficiency while malfunctioning and under the requirements of powerful applications and programs to run various operations simultaneously with more ease. In this paper, the reconfigurable architecture for heterogeneous multi-core architecture (RA-HMCA) framework is proposed. However, researchers intend to simplify the program by preventing redundancies from being introduced and decrease the risk of threads when satisfying all necessary real-time requirements. The normalisation process is usually used for the removal of redundancies. The suggested solution employs multi-integer linear programming (MILP) technology in the scan stage to have a viable task model. An optically reconfigurable POSIX-based program creates a procedural performance of this technology. A research paper implementation and successful assessment support and validates the findings predicted.

Keywords: multi-core architecture; reconfigurable architecture; heterogeneous system; many-core architecture; internet of things.

DOI: 10.1504/IJHPSA.2021.121024

International Journal of High Performance Systems Architecture, 2021 Vol.10 No.3/4, pp.162 - 173

Received: 21 Apr 2021
Accepted: 17 Jul 2021
Published online: 22 Feb 2022 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article