Title: Methods of automatic testing the very large integrated circuit of memory

Authors: K.K. Smirnov; A.V. Nazarov; V.V. Blinov

Addresses: Scientific Research Institute of System Analysis (SRISA/NIISI RAS), Nakhimovsky Ave., 36, Building 1, 117218, Moscow, Russia; Moscow Aviation Institute (National Research University), Volokolamskoe sh, 4, 125993, Moscow, Russia ' Moscow Aviation Institute (National Research University), Volokolamskoe sh, 4, 125993, Moscow, Russia ' Scientific Research Institute of System Analysis (SRISA/NIISI RAS), Nakhimovsky Ave., 36, Building 1, 117218, Moscow, Russia

Abstract: The paper describes the methods of designing test solutions, that include a set of tests and electrical equipment for testing a very large scale integrated (VLSI) circuit of memory. A route is presented for the automatic solution of this problem in the FT Studio software and hardware environment, which operates on the basis of the object and machine-oriented language STeeL. The FT Studio software and hardware complex allows you to automate the verification of almost all types of VLSI, the composition of which is determined by current standards. The functioning of the complex is based on the two-way communication of the mathematical and topological models of VLSI, which is constantly maintained in real time when performing the technological process of functional control of the VLSI RAM. To identify hidden defects in memory cells in the STeeL language, a special memory component is implemented. Its application allowed significantly to reduce the preparation time of test solving for testing VLSI of memory.

Keywords: automatic design; VLSI of memory; microchips testing; software; mathematical models; hidden defects of integrated structures.

DOI: 10.1504/IJNT.2021.118162

International Journal of Nanotechnology, 2021 Vol.18 No.9/10, pp.869 - 886

Published online: 13 Oct 2021 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article