Low power fault tolerance scheduling scheme in DVS-enabled real-time systems
by Yiwen Zhang; Huizhen Zhang
International Journal of High Performance Systems Architecture (IJHPSA), Vol. 6, No. 2, 2016

Abstract: This paper investigates the power management and fault tolerance in DVS-enabled real-time systems based on the EDF scheme. The power management is achieved via dynamic voltage scaling (DVS) and fault tolerance is achieved via checkpoint scheme. We estimate a critical speed which effectively decreases the energy consumption by the associated frequency dependent and independent devices. The proposed low power fault tolerance scheduling scheme includes two parts: 1) an offline solution to compute the optimal number of checkpoints and the running speed; 2) an online speed reduction mechanism based on the actual workload by using the slack time. The experimental results show that the proposed approach which is compared to the previous method (Melhem et al., 2004) significantly reduces the energy consumption.

Online publication date: Fri, 02-Sep-2016

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of High Performance Systems Architecture (IJHPSA):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com