Assertion based functional verification analysis of AMBA-AHB using System Verilog
by Kusum Lata; Akshay Mann
International Journal of Circuits and Architecture Design (IJCAD), Vol. 1, No. 2, 2014

Abstract: A widely used advanced microprocessor bus architecture (AMBA) aims at easing the component design by using the combination of interchangeable components in the system-on-chip (SoC) designs (ARM Ltd., 1999). This paper presents the implementation and functional verification of widely used advanced high-performance bus (AHB) protocol of AMBA using assertion based functional verification approach. This paper contributes as follows: 1) implementation of AMBA-AHB protocol using System Verilog language in Synopsys VCS® tool; 2) assertions implementation for different components of the design; 3) functional verification of the overall design using assertions and analysis of the obtained coverage report from Synopsys VCS®. All the assertions and coverage analysis results are combined together to get the overall functional coverage of the AMBA-AHB design. The final functional coverage of the design comes out to be 97.42®. The main aim of this work is to implement AMBA-AHB protocol using System Verilog and analyse the coverage reports of different types of coverages reported by Synopsys VCS®. The result of the analysis is shown in different types of coverages to verify the completeness of the design by observing the shortcomings in the testbench and improving them for enhancing the overall functional coverage using System Verilog in Synopsys VCS®.

Online publication date: Sat, 21-Jun-2014

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Circuits and Architecture Design (IJCAD):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com