A new reduced switch count symmetrical and asymmetrical modular topology for multilevel inverters
by M. Anusuya; R. Geetha; M. Ramaswamy
International Journal of Power Electronics (IJPELEC), Vol. 19, No. 2, 2024

Abstract: The paper proposes two new topologies for single phase multilevel inverters (MLIs) to operate both in the symmetrical and asymmetrical configurations with a view at lowering the number of switching devices in the path for the flow of the current. It involves a mathematical interpretation to determine the magnitude of the voltage sources in an effort to configure the proposed topology in the asymmetrical configuration and obtain higher number of voltage levels. It engages the principles of carrierless pulse width modulation (PWM) for extracting the shape of the output voltage waveform to a nearly sinusoidal form and there by improve the quality of the power delivered to the load. The procedure owes to analyse the operating modes of both the topologies in MATLAB/Simulink platform and includes an experimental prototype to validate the simulation results.

Online publication date: Wed, 07-Feb-2024

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Power Electronics (IJPELEC):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com