A HW/SW design methodology for embedded SIMD vector signal processors
by J.P. Robelly, G. Cichon, H. Ahlendorf, G. Fettweis
International Journal of Embedded Systems (IJES), Vol. 3, No. 3, 2008

Abstract: The trend of using SIMD processors in embedded systems has been driven by signal processing applications with large computational requirements. In this paper, we report a HW/SW methodology in order to design DSP cores and algorithms that exploit SIMD parallelism. Starting point is a novel hardware architectural template called STA. We introduce an approach for automatic generation of simulation and hardware models of DSP cores with a scalable level of SIMD parallelism. Software development is based on an algebraic model that captures the SIMD computational model. We explain how algorithms can be designed independent of the available SIMD parallelism.

Online publication date: Sun, 14-Sep-2008

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES):
Login with your Inderscience username and password:

    Username:        Password:         

Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com