Authors: Rashidah F. Olanrewaju; Burhan Ul Islam Khan; Abdul Raouf Khan; Mashkuri Yaacob; Md. Moktarul Alam
Addresses: Department of ECE, Kulliyyah of Engineering, IIUM, Kuala Lumpur, Malaysia ' Department of ECE, Kulliyyah of Engineering, IIUM, Kuala Lumpur, Malaysia ' Department of Computer Sciences, King Faisal University, Al-Ahsa, Saudi Arabia ' Department of ECE, Kulliyyah of Engineering, IIUM, Kuala Lumpur, Malaysia ' Department of ECE, Kulliyyah of Engineering, IIUM, Kuala Lumpur, Malaysia
Abstract: The current research statistics for cache designing reveals that Spin Torque Transfer Magnetic RAMs (STT-MRAMs) have become one of the most promising technologies in the field of memory chip design, gaining a lot of attention from researchers due to its dynamic direct map and data access policies for reducing the average cost i.e. both time and energy optimisation. In this paper, the vulnerability of STT-MRAM caches has been investigated to examine the effect of workloads as well as process variations for characterising the reliability of STT-MRAM cache. The current study is intended to analyse and evaluate an existing efficient cache replacement policy namely Least Error Rate (LER) which utilises Hamming Distance (HD) computations to reduce the Write Error Rate (WER) of L2-STT-MRAM caches with acceptable overheads. The performance analysis of the algorithm ensures its effectiveness in reducing the WER and cost overheads as compared to the conventional LRU techniques.
Keywords: cache replacement algorithm; field assisted STT-MRAM; error rate; L2 caches.
International Journal of Grid and Utility Computing, 2018 Vol.9 No.4, pp.307 - 321
Available online: 17 Sep 2018 *Full-text access for editors Access for subscribers Purchase this article Comment on this article