Title: GaAs SOI FinFET: impact of gate dielectric on electrical parameters and application as digital inverter

Authors: Rajesh Saha; Brinda Bhowmick; Srimanta Baishya

Addresses: Electronics and Communication Engineering, NIT Silchar, Silchar, Assam, India ' Electronics and Communication Engineering, NIT Silchar, Silchar, Assam, India ' Electronics and Communication Engineering, NIT Silchar, Silchar, Assam, India

Abstract: In this paper, a GaAs SOI (silicon on insulator) FinFET is proposed. A comparative study between proposed GaAs FinFET and conventional Si FinFET is presented. The effects of dielectric constant (k) of gate dielectric material on electrical parameters like channel potential, drain current, and Ion/Ioff have been reported. Results show that as k raises, both Ion/Ioff and channel potential increases. Again the impact of k on short channel effects (SCEs) has been investigated. TCAD results show that as k increases subthreshold swing (SS) improves, drain induced barrier lowering (DIBL) degrades, and VT roll off occur. The impacts of k on gate capacitance (CGG) and intrinsic delay (τ) have been presented and they increases as k increases. A digital CMOS inverter is implemented through proposed FinFET and the effect of k on its delay parameter is estimated. Results shows that average delay increase as k increases.

Keywords: CMOS inverter; dielectric constant; FinFET; GaAs; SOI.

DOI: 10.1504/IJNP.2018.092668

International Journal of Nanoparticles, 2018 Vol.10 No.1/2, pp.3 - 14

Received: 24 May 2017
Accepted: 04 Aug 2017

Published online: 19 Jun 2018 *

Full-text access for editors Access for subscribers Purchase this article Comment on this article