Article: A hardware in the loop emulator for a satellite control system Journal: International Journal of Embedded Systems (IJES) 2018 Vol.10 No.2 pp.148 - 160 Abstract: Design and testing of algorithms for satellite attitude control is not an easy task. Once the system is deployed (the satellite is launched), there is no room for error or system modifications. That, of course, requires extensive testing and simulation before deployment. However, simulation can not capture all aspects of system operation. For example, capturing jitter in the system due to hardware issues such as cache miss, interrupts, dynamic scheduling, or instruction prediction is almost impossible. In such a case, hardware in the loop (HiL) simulation platform is used to capture real-time system behaviour. In this paper, we propose and implement a HiL simulator for a small satellite on FPGA. The model implements the satellite dynamics as well as jitter and noise added to the signal. We use our emulator to study the effect of fixed point implementation on the controller performance. Our results indicate that we can achieve a 50% power saving using fixed point implementation (as compared to floating point implementation) with almost no performance degradation. We also use the HiL platform to test the effect of noise and jitter on the system performance. Inderscience Publishers - linking academia, business and industry through research

Title: A hardware in the loop emulator for a satellite control system

Authors: Mokhtar Aboelaze; Mohamed Ghazy Shehata; Sumaia Atiwa

Addresses: Department of Electrical Engineering and Computer Science, Lassonde School of Engineering, York University, Toronto, ON, Canada ' Department of Electrical Engineering, Effat University, Jeddah, Kingdom of Saudi Arabia ' Department of Electrical Engineering and Computer Science, Lassonde School of Engineering, York University, Toronto, ON, Canada

Abstract: Design and testing of algorithms for satellite attitude control is not an easy task. Once the system is deployed (the satellite is launched), there is no room for error or system modifications. That, of course, requires extensive testing and simulation before deployment. However, simulation can not capture all aspects of system operation. For example, capturing jitter in the system due to hardware issues such as cache miss, interrupts, dynamic scheduling, or instruction prediction is almost impossible. In such a case, hardware in the loop (HiL) simulation platform is used to capture real-time system behaviour. In this paper, we propose and implement a HiL simulator for a small satellite on FPGA. The model implements the satellite dynamics as well as jitter and noise added to the signal. We use our emulator to study the effect of fixed point implementation on the controller performance. Our results indicate that we can achieve a 50% power saving using fixed point implementation (as compared to floating point implementation) with almost no performance degradation. We also use the HiL platform to test the effect of noise and jitter on the system performance.

Keywords: hardware in the loop; HiL; satellite attitude control; FPGA; variable structure control; VSC.

DOI: 10.1504/IJES.2018.090572

International Journal of Embedded Systems, 2018 Vol.10 No.2, pp.148 - 160

Received: 19 Aug 2015
Accepted: 24 Jul 2016
Published online: 22 Mar 2018 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article

Title: A hardware in the loop emulator for a satellite control system

Keep up-to-date