Title: Optimised reversible divider circuit

Authors: Ali Bolhassani; Majid Haghparast

Addresses: Department of Computer Engineering, Arak Branch, Islamic Azad University, Arak, Iran ' Department of Computer Engineering, Yadegar-e-Imam Khomeini (RAH) Branch, Islamic Azad University, Tehran, Iran

Abstract: Reversible logic has received a great deal of attention from many researchers over recent years for its enormous potential for application in quantum computing and nanotechnology due to its ability to reduce power consumption, which is the main requirement in low power VLSI design. In this study, first, we have presented new reversible blocks. These circuits can be used for the design of a large and complex combinational circuit. Then, we presented optimised designs for the various reversible components: multiplexers, registers, and shift registers. We will put forward the design and evaluation of optimised reversible division hardware to submit an application of reversible logic design. The comparative results show that the proposed designs individually have less hardware complexity, garbage outputs, constant inputs, quantum cost and significantly better scalability than the existing works. We have presented some lower bounds on the cost-metrics for designing the reversible components of the divider circuit.

Keywords: quantum computing; reversible logic; quantum gates; reversible gates; optimisation; reversible divider circuits; low power VLSI; VLSI design; nanotechnology; multiplexers; shift registers.

DOI: 10.1504/IJICA.2016.075465

International Journal of Innovative Computing and Applications, 2016 Vol.7 No.1, pp.13 - 33

Received: 16 Jul 2015
Accepted: 18 Aug 2015

Published online: 23 Mar 2016 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article