Authors: Yavar Safaei Mehrabani; Reza Faghih Mirzaee; Mohammad Eshghi
Addresses: Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran ' Department of Computer Engineering, Shahr-e-Qods Branch, Islamic Azad University, Tehran, Iran ' Faculty of Electrical and Computer Engineering, Shahid Beheshti University, G.C., Tehran, Iran
Abstract: Full adder is the most critical and fundamental computational unit within processors. A new single-bit full adder cell is presented in this paper in order to cell efficiency. The new design is based on pass-transistor logic (PTL) and carbon nanotube field effect transistor (CNFET) technology. This combination resolves the problem of voltage drop in PTL. The proposed structure is an excellent trade-off between speed and power efficiency factors. Simulations are made by Synopsys HSPICE with 32 nm CNFET in various realistic conditions. The results demonstrate that the proposed adder cell outperforms other state-of-the-art designs in terms of energy consumption, and it is an appropriate candidate to be used in large circuits.
Keywords: full adder cells; pass transistor logic; PTL; carbon nanotubes; CNTs; CNT field effect transistors; CNFET; low energy consumption; nanoelectronics; nanotechnology; voltage drop; simulation.
International Journal of High Performance Systems Architecture, 2015 Vol.5 No.4, pp.193 - 201
Available online: 04 Nov 2015 *Full-text access for editors Access for subscribers Purchase this article Comment on this article