Title: Insights on memory controller scaling in multi-core embedded systems

Authors: Mario Donato Marino; Kuan-Ching Li

Addresses: Piazzale Umbria 15, Sanfatucchio (PG), 06060, Italy ' Department of Computer Science and Information Engineering, Providence University, Taichung 43301, Taiwan

Abstract: In recent years, the growth of the number of cores as well as the frequency of cores along different processor generations has proportionally increased bandwidth needs simultaneously in both CPU and GPU systems. In order to address the communication latency between CPU and GPU memories in recent implementation of heterogeneous mobile embedded systems with hard or firm real-time requirements, sharing the same address space adds significant levels of contention. In addition, when heterogeneous cores are simultaneously present in a single system, memory parallelism is significantly restricted by a small amount of memory controllers (MCs). As a strategy to approach these significant levels of memory pressure, it is proposed in this paper evaluations of the impact of scaling MCs up to four to eight units - limited by motherboard size for embedded purposes. Our findings show that performance is enhanced by a factor of 4× when employing only CPU cores, 4.6× when only GPU cores and finally, 2× when both CPU and GPU cores are simultaneously considered.

Keywords: memory controller scaling; multi-core systems; embedded systems; bandwidth; performance; heterogeneous cores; GPU cores; CPU cores; memory parallelism.

DOI: 10.1504/IJES.2014.065000

International Journal of Embedded Systems, 2014 Vol.6 No.4, pp.351 - 361

Received: 28 Dec 2013
Accepted: 03 Feb 2014

Published online: 11 Oct 2014 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article