Title: Low cost solutions for secure remote reconfiguration of FPGAs

Authors: Karim M. Abdellatif; Roselyne Chotin-Avot; Habib Mehrez

Addresses: LIP6-SoC Laboratory, University of Paris VI, LIP6-SoC, 4, Place Jussieu, 75252 Paris Cedex 05, France ' LIP6-SoC Laboratory, University of Paris VI, LIP6-SoC, 4, Place Jussieu, 75252 Paris Cedex 05, France ' LIP6-SoC Laboratory, University of Paris VI, LIP6-SoC, 4, Place Jussieu, 75252 Paris Cedex 05, France

Abstract: Reconfiguration of FPGAs is becoming increasingly popular particularly in networking applications. In order to protect FPGA designs against attacks, secure reconfiguration must be performed. This paper presents efficient ASIC implementations of authenticated encryption (AE) algorithms, AES-CCM and AES-GCM, which are used in the static part of the FPGA in order to secure the reconfiguration process. Our focus on state of the art algorithms for efficient implementations leads to propose compact architectures to be used efficiently for FPGA bitstream security. Presented ASIC architectures were evaluated by using 90 and 130 nm technologies. Our comparison to previous work reveals that our architectures are more area-efficient.

Keywords: field programmable gate arrays; FPGAs; secure reconfiguration; authenticated encryption; cryptography; remote reconfiguration; FPGA reconfiguration; security.

DOI: 10.1504/IJES.2014.063824

International Journal of Embedded Systems, 2014 Vol.6 No.2/3, pp.257 - 265

Available online: 22 Jul 2014 *

Full-text access for editors Access for subscribers Purchase this article Comment on this article