Title: An efficient arbitration technique for system-on-chip communications

Authors: Ruchi Gautam; Mohammad Ayoub Khan

Addresses: MyResearch Labs, 14, Omaxe Arcade, Gr. Noida, UP, 201308, India ' Department of Computer Science and Engineering, School of Engineering and Technology, Sharda University, Plot No. 32-34, Knowledge Park-III, Gr. Noida, 201308, India

Abstract: The increasing demand of applications in consumer electronics has increased the number of computing resources in single-chip. The traditional communication architecture in SoC is not capable to address the increasing bandwidth requirements of future large systems. Therefore, network-on-chip (NoC) has emerged as an interconnection architecture and communication paradigm for increasingly complex on-chip networks. The role of bus and arbitration logic is equally important in the design of NoC application. In this paper, we present an efficient arbitration technique for SoC communications. The presented design has capability to programme the priority of any request dynamically. The design exploits concept of dynamic TDMA to grow and shrink the number of time slot based on active request. The design is based on programmable priority encoder to rotate the priority. The synthesis of proposed arbitration logic has been performed on FPGA vertex 5 device. The maximum operating frequency obtained is 415 MHz. The presented design utilises less hardware resources.

Keywords: system-on-chip; SoC; network-on-chip; NoC; TDMA; CDMA; dTDMA; FPGA; arbitration; VLSI; AMBA; RTL.

DOI: 10.1504/IJCAD.2014.060701

International Journal of Circuits and Architecture Design, 2014 Vol.1 No.2, pp.193 - 207

Received: 16 May 2013
Accepted: 09 Jan 2014
Published online: 21 Jun 2014 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article