You can view the full text of this article for free using the link below.

Title: A comprehensive comparison between LE and LM-based methodologies for optimisation of digital circuits

Authors: Kunwar Singh; Satish Chandra Tiwari; Maneesha Gupta

Addresses: Department of Electrical Engineering, Delhi Technological University, Room No. FW1-SF1, EED, DTU, New Delhi-110042, India ' Division of ECE, Netaji Subhas Institute of Technology, University of Delhi, Room No. 16, Division of ECE, NSIT, Sector-3, Dwarka, New Delhi-110078, India ' Division of ECE, Netaji Subhas Institute of Technology, University of Delhi, Room No. 16, Division of ECE, NSIT, Sector-3, Dwarka, New Delhi-110078, India

Abstract: This paper presents a comprehensive comparison between Levenberg-Marquardt (LM) and logical effort (LE) theory-based optimisation techniques. While LM is a classical approach for optimisation and is embedded in SPICE, logical effort-based approach is contemporary, design specific and needs simple back of the envelope calculations for optimisation of digital circuits. Both the approaches have been used by digital circuit designers in the literature for comparing a proposed digital circuit with the existing designs while optimising any given design for timing, power and area parameters. The goal of writing this paper is to make digital system designers gain an insight into the procedures used for optimising digital circuits while at the same time a well-defined approach using LM algorithm is provided that can be easily automated with the current generation CAD tools. For the purpose of comparison some standard circuits were chosen and optimised for minimum PDP and PDAP. SPICE simulations have been extensively used for comparing the two methodologies in a 180 nm\1.8 V CMOS technology.

Keywords: circuit optimisation; VLSI; digital circuits; CMOS circuits; logical effort theory; Levenberg-Marquardt algorithm; power-delay products; power-delay-area products; circuit design; SPICE simulation.

DOI: 10.1504/IJCAD.2013.057457

International Journal of Circuits and Architecture Design, 2013 Vol.1 No.1, pp.89 - 113

Received: 04 Mar 2013
Accepted: 30 May 2013

Published online: 30 Oct 2013 *

Full-text access for editors Access for subscribers Free access Comment on this article