Title: Verilog HDL optimisation design and simulation for modified inversionless Berlerkamp-Massey algorithm and the multiplier over canonical field

Authors: Kaiyu Wang; Zhenan Tang; Zhiming Song; Yongrui Zhang

Addresses: Dalian Institute of Semiconductor Technology and School of Electronic Science and Technology, Dalian University of Technology, Dalian 116023, China ' Dalian Institute of Semiconductor Technology and School of Electronic Science and Technology, Dalian University of Technology, Dalian 116023, China ' Dalian Institute of Semiconductor Technology and School of Electronic Science and Technology, Dalian University of Technology, Dalian 116023, China ' Dalian Institute of Semiconductor Technology and School of Electronic Science and Technology, Dalian University of Technology, Dalian 116023, China

Abstract: Reed-Solomon (RS) codes have been widely used in a variety of communication systems to protect digital transmission data against errors. This paper adopts the excellent inversionless Berlerkamp-Massey (IBM) algorithm as solving key equation algorithm for RS (204, 188) and then further modifies it to implement in less hardware resources after comparison with existing other algorithms. After that, we analyse critical path delay of the modified algorithm implemented in hardware and conclude that the multiplier over canonical field dominates a main part of the delay. Therefore, an efficient combinatorial multiplier of 4-input look up table (4-LUT) field programmable logic gate array (FPGA) is designed and then applied to the modified IBM algorithm. Results show that the modified IBM algorithm can be implemented using easier hardware structure, but when the proposed multiplier is applied to the modified IBM algorithm, in comparison with the two multipliers directly represented by a normal basis and matrix form, the speed to solve key equation increases by 10.2% and 18.4%, respectively.

Keywords: Reed-Solomon codes; RS codes; modified inversionless Berlerkamp-Massey; IBM algorithm; multiplier over canonical field; combinatorial multiplier; 4-input LUT FPGAs; field programmable gate arrays.

DOI: 10.1504/IJMNDI.2013.057148

International Journal of Mobile Network Design and Innovation, 2013 Vol.5 No.1, pp.51 - 62

Published online: 26 Jul 2014 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article