Title: LD-DVS: load-aware dual-speed dynamic voltage scaling

Authors: Christian Poellabauer, Dinesh Rajan, Russell Zuck

Addresses: Computer Science and Engineering, University of Notre Dame, Notre Dame, IN 46556, USA. ' Computer Science and Engineering, University of Notre Dame, Notre Dame, IN 46556, USA. ' Computer Science and Engineering, University of Notre Dame, Notre Dame, IN 46556, USA

Abstract: The goal of dynamic voltage scaling (DVS) is to maximise the energy savings while ensuring that applications| real-time requirements are met. Accurate predictions of task run-times are necessary to compute an appropriate CPU frequency that achieves high energy savings, avoids deadlines misses and reduces the overheads caused by frequent changes between different frequency levels. This paper experimentally explores an architecture based on the XScale PXA255 processor and shows that workload-awareness is not only required for accurate predictions of utilisation, but also that in systems with a discrete number of frequency levels, the energy savings achieved by existing dual-speed DVS approaches (where an optimal theoretical CPU speed is computed and then approximated by choosing the two neighbouring discrete speed levels) are suboptimal. As a consequence, this work introduces an online approach to dual-speed DVS that formulates a model for speed selection based on the workload characteristics of the current task set and computes a frequency pair that yields the best possible energy savings for a given task set and workload.

Keywords: energy management; real-time systems; dynamic voltage scaling; dual-speed DVS; energy consumption; workload awareness; energy savings; embedded systems.

DOI: 10.1504/IJES.2009.027936

International Journal of Embedded Systems, 2009 Vol.4 No.2, pp.112 - 126

Available online: 20 Aug 2009 *

Full-text access for editors Access for subscribers Purchase this article Comment on this article