Authors: Joo-Yul Park, So-Jin Lee, Ki-Seok Chung
Addresses: 715, IT&BT Building, Hanyang Univ., 17 Haendang-dong, Seongdong-gu, Seoul, 133-791, Korea. ' 715, IT&BT Building, Hanyang Univ., 17 Haendang-dong, Seongdong-gu, Seoul, 133-791, Korea. ' 715, IT&BT Building, Hanyang Univ., 17 Haendang-dong, Seongdong-gu, Seoul, 133-791, Korea
Abstract: It is well-known that in ASIC designs, verification is more difficult and time consuming than design itself. As the number of IPs in a SoC design increases, IP verification and performance validation have become the important factors in reducing time-to-market. In this paper, we propose a novel SoC platform based verification methodology which tests multiple IPs together using a single testbench. We|ve found that commercially available SoC platforms such as Altera Excalibur or Xilinx Virtex provide excellent environment in verifying the functionalities of mutually interactive multiple IPs with very low cost. In our methodology, embedded processor core built in the SoC device is used mainly for verification purposes and it runs a C-based testbench. The mutually interactive IPs are programmed in the FPGA device. We implement a set of tools which consists of a communication interface and a wrapper generator. Using this platform, we have verified up to five IPs together successfully, but we can verify more IPs together easily. Time and effort to verify complex IPs have been significantly reduced using this methodology.
Keywords: system-on-chip; SoC; ARM; AMBA; multi-IP verification; ASIC design; performance measurement.
International Journal of Information and Communication Technology, 2009 Vol.2 No.1/2, pp.120 - 131
Published online: 11 Jun 2009 *Full-text access for editors Access for subscribers Purchase this article Comment on this article