Title: FPGA implementation of low complexity super resolution scaling architecture for UHD display systems

Authors: Chidadala Janardhan; K. Venkata Ramanaiah; K. Babulu

Addresses: Department of Electronics and Communication Engineering, Jawaharlal Nehru Technological University Kakinada, Andhra Pradesh, 533003, India ' Department of Electronics and Communication Engineering, Y.S.R. Engineering College of Yogivemana University, Proddatur, Andhra Pradesh, 516361, India ' Department of Electronics and Communication Engineering, Jawaharlal Nehru Technological University Gurajada, Vizianagaram, Andhra Pradesh, 535003, India

Abstract: Ultra high definition (UHD) technology has been changing the entertainment industry significantly and its content is severely short of supply due to limited content creators or hard to access due to insufficient network bandwidth. Recent improvements in CMOS image sensor technology, multimedia applications traditional standard display (SD) systems are not sufficient to display high-quality images. Conventional FPGA-based SR methods will exhibit more complexity and requires more hardware resources to perform. This paper describes low complexity super resolution scaling architecture (SRSA) for UHD systems. In our proposed method, bi-cubic interpolation is used for reconstruction the low-frequency image to high-frequency images, these bi-cubic interpolations will have the capability to interpolate 16 nearest neighbours of a pixel. In addition to that high-frequency patches are overlapped to construct super resolutions images with using kernel algorithm. The proposed system generates the output image at 1,600 × 1,600 sizes from 800 × 800 image size. The proposed SRSA super-resolution technique is modelled in Verilog HDL and synthesised in Xilinx Zynq-7000 series FPGA and shown the comparison of area, delay, and power. From the simulation results, the performance of the proposed method can compete over the state of the art methods.

Keywords: image interpolation; super resolution; image resolution; field programmable gate arrays; image restoration.

DOI: 10.1504/IJESMS.2025.144879

International Journal of Engineering Systems Modelling and Simulation, 2025 Vol.16 No.2, pp.63 - 75

Accepted: 02 Feb 2022
Published online: 06 Mar 2025 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article