Title: A network packet classification engine for real-time applications with enhanced performance

Authors: Midde Adiseshaiah; Maruvada Sailaja

Addresses: Department of Electronics and Communication Engineering, Jawaharlal Nehru Technological University Kakinada, Kakinada, Andhra Pradesh-533003, India ' Department of Electronics and Communication Engineering, Jawaharlal Nehru Technological University Kakinada, Kakinada, Andhra Pradesh-533003, India

Abstract: With the advancements in digital communication systems, security is one of the essential components of real-time communication systems. Packet classification is one of the most important networking tasks that helps to prevent hacking and unintended effects on connected devices. The slow processing speed of the router and other devices connected to it is an issue with real-time packet classification implementation. In this study, a brand-new architecture for packet classification in routers is put forth. The suggested design is capable of operating at high frequencies, which can satisfy the real-time requirements for networking applications. The proposed design uses low-area components with enhanced speed capabilities for higher energy efficiency. The design is implemented in both application-specific integrated circuits (ASICs) and field programmable gate array (FPGA) logic devices to validate the output. FPGA families, including the Virtex-4, 5, and 7 families, are used for synthesising in Xilinx software.

Keywords: routing; packet classification; field programmable gate array logic; data security.

DOI: 10.1504/IJCNDS.2024.137094

International Journal of Communication Networks and Distributed Systems, 2024 Vol.30 No.2, pp.115 - 135

Received: 08 Dec 2022
Accepted: 18 Feb 2023
Published online: 01 Mar 2024 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article