Title: Design and verification of an ARM Watchdog Timer using UVM

Authors: R. Ragamathana; A. Prathiba; Shaik Chand Basha

Addresses: School of Electronics Engineering, Vellore Institute of Technology, Tamil Nadu, 600127, India ' CNVD and School of Electronics Engineering, Vellore Institute of Technology, Chennai, 600127, India ' SION Semiconductors, Bengaluru, 560037, India

Abstract: The watchdog timer is an advanced microcontroller bus architecture (AMBA) compliant system-on-chip peripheral. It is an AMBA slave module and connects to the advanced peripheral bus (APB). It consists of a 32-bit down counter with a programmable timeout interval that generates an interrupt and applies a reset to the processor on time out. Verification intellectual property (IP) is a smart way to verify the functional correctness of any complex design. This is achieved by constrained random verification (CRV), which generates legal test scenarios randomly that weed out the bugs and corner cases, thereby validating the characteristic features of the watchdog timer. CRV also builds automated checkers and provides higher coverage goals. In this work, an ARM Watchdog Timer is designed in Verilog and system-on-chip level verification of the same is performed using the universal verification methodology (UVM) by combining both CRV and coverage driven verification (CDV) to ensure its functional correctness.

Keywords: AMBA; advanced microcontroller bus architecture; APB; advanced peripheral bus; verification IP; system-on-chip level verification; UVM; universal verification methodology; CRV; constrained random verification; CDV; coverage driven verification.

DOI: 10.1504/IJHPSA.2022.127770

International Journal of High Performance Systems Architecture, 2022 Vol.11 No.2, pp.85 - 95

Received: 30 Sep 2021
Received in revised form: 30 May 2022
Accepted: 07 Jun 2022
Published online: 16 Dec 2022 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article