Title: Optimisation of total harmonic distortion using carrier-based PWM techniques for nested multilevel inverter topologies

Authors: Narendra Kumar Muthukuri; Rajanand Patnaik Narasipuram; Subbarao Mopidevi

Addresses: Department of EEE, Vignan's Foundation for Science, Technology and Research, Guntur, India ' Olectra Greentech Ltd., Hyderabad, India ' Department of EEE, Vignan's Foundation for Science, Technology and Research, Guntur, India

Abstract: This paper presents the design and simulation of multilevel inverter topologies configuring nested arrangement. It has the remarkable feature of reduced number of diodes and concomitantly higher efficiency compared to the neutral-point clamped (NPC) inverter topology. The simulation of nested multilevel topology is fulfilled for four, five, six, seven, eight and nine output voltage levels having connected with a three phase star connected RL load. The performance comparison for different output voltage levels is accomplished in terms of total harmonic distortion (THD). The carrier-based sinusoidal PWM techniques, namely, phase disposition (PD), phase opposition disposition (POD) and alternative phase opposition disposition (APOD) are adopted here in order to reduce harmonic distortion in the output voltage as well as load current. The harmonic analysis is carried out through FFT analysis. The simulation is performed using MATLAB/Simulink software version R2012b.

Keywords: total harmonic distortion; THD; pulse width modulation; modulation index.

DOI: 10.1504/IJIED.2020.115575

International Journal of Industrial Electronics and Drives, 2020 Vol.5 No.2, pp.85 - 100

Received: 17 Jun 2020
Accepted: 24 Sep 2020
Published online: 10 Jun 2021 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article