You can view the full text of this article for free using the link below.

Title: Performance enhancement of double-gate tunnel FETs using dual-metal and graded-channel configuration

Authors: Chandan Kumar Pandey; Saurabh Chaudhury

Addresses: Department of Electrical Engineering, NIT Silchar, Silchar, Assam, India ' Department of Electrical Engineering, NIT Silchar, Silchar, Assam, India

Abstract: In this paper, a novel structure of double-gate TFET (DG-TFET) is proposed with graded-channel and dual-metal configuration showing huge reduction in ambipolar conduction. Using TCAD simulations, it is shown that a heavily-doped channel region along with gate metal with lower work-function adjacent to drain region modulates the alignment of band energy at output tunnelling interface in such a manner that an increment in the tunnelling width is occurred. Eventually, a huge reduction in ambipolar conduction is observed in the proposed device. However, performance of the proposed device is shown to be degraded if length of the channel region adjacent to drain is increased beyond a certain value. Through simulations, length-ratio and doping concentration of two channel regions is optimized to achieve the minimum ambipolar current. Additionally, it is demonstrated that ambipolar conduction is completely eliminated in the proposed device even if drain region is doped as heavily as source region.

Keywords: graded-channel; subthreshold swing; tunnelling width; tunnelling FETs; ambipolar conduction.

DOI: 10.1504/IJNP.2020.106007

International Journal of Nanoparticles, 2020 Vol.12 No.1/2, pp.174 - 186

Received: 04 Feb 2019
Accepted: 24 Jul 2019

Published online: 20 Mar 2020 *

Full-text access for editors Access for subscribers Free access Comment on this article