Title: Improved low power implicit pulse triggered flip-flop with reduced power dissipation

Authors: G. Ravi; J.P. SenthilKumar; S. Vinothini Jane

Addresses: Department of Electronics and Communication Engineering, Sona College of Technology, Tamil Nadu, Salem, India ' Department of Electronics and Communication Engineering, Sona College of Technology, Tamil Nadu, Salem, India ' Department of Electronics and Communication Engineering, Sona College of Technology, Tamil Nadu, Salem, India

Abstract: In this paper, an improved implicit pulse triggered flip-flop is proposed based on conditional pulse enhancement scheme. The pass transistor logic AND gate creates a faster discharge path. Then a conditional pulse enhancement scheme is used in order to conditionally enhance the pulse only when required. This avoids unnecessary switching action in the flip-flop. Then in order to reduce the power dissipation further, the pseudo NMOS logic is replaced with a NAND gate structure. This reduces the static power consumption and as well as the switching power consumption. Thus results in an overall power saving. The results are obtained in 180 nm CMOS technology using mentor graphics. The results are compared with four conventional flip-flops and its power saving is improved.

Keywords: flip-flop; FF; CMOS; implicit pulse triggered; low power.

DOI: 10.1504/IJCCIA.2019.103746

International Journal of Computational Complexity and Intelligent Algorithms, 2019 Vol.1 No.2, pp.145 - 153

Received: 01 Apr 2018
Accepted: 06 Jul 2018
Published online: 26 Nov 2019 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article