Title: A comparative analysis of power and delay optimise digital logic families for high performance system design

Authors: Himadri Singh Raghav; Sachin Maheshwari; Anu Gupta

Addresses: Faculty of Engineering and Technology, Mody Institute of Technology and Science, Lakshmangarh 332311, District Sikar, Rajasthan, India ' Electrical and Electronics Department, Birla Institute of Technology and Science, Pilani 333031, District Jhunjhunu, Rajasthan, India ' Electrical and Electronics Department, Birla Institute of Technology and Science, Pilani 333031, District Jhunjhunu, Rajasthan, India

Abstract: In this paper, we propose a high performance system design methodology taking the best average delay on prime. Our analysis method is based on the commonly used logical effort methodology, extended to the least delay to find the transistors sizing. Simulation results are tabulated using SPECTRE in 0.18 μm CMOS technology as applied to three different logic styles including static CMOS, pseudo-NMOS and skewed logic. We observe that NAND based pseudo-NMOS logic design having NMOS width as 1 μm exhibits least delay but with enormous power dissipation, evaluated by the tool, whereas, skewed logic style response is better in terms of total power. Thus, the method used accurately shows the trade-off in power-delay of a given circuit, allowing a designer to choose the most appropriate logic style.

Keywords: high performance system design; power dissipation; delay; digital logic; design methodology; logical effort; pseudo-NMOS; logic families; skewed logic; transistors sizing; simulation; CMOS technology.

DOI: 10.1504/IJSISE.2014.057934

International Journal of Signal and Imaging Systems Engineering, 2014 Vol.7 No.1, pp.12 - 20

Received: 05 Feb 2011
Accepted: 26 Apr 2011
Published online: 24 Oct 2014 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article