Title: A novel approach to design a digital clock triggered modified pulse latch for 16-bit shift register

Authors: Suraj Pattanaik

Addresses: Electronics and Communication Department, GIET, Bhubaneswar, Odisha, India

Abstract: A low power area reduced clock pulse generator and a modified clock sense pulse latch is proposed for conventional shift register. The proposed clock pulse generator basically based on the inverted inverter delay circuit and a pass transistor logic AND gate circuit. This clock pulse generator and modified clock sense pulse latch consumes low power and low area than other conventional clock pulse generator. Here the clock pulse generator consist of five number of back to back cascaded clock pulse circuit. The pulse generated from the proposed clock pulse generator helps to increase the speed, reduces the area and power of conventional shift register. The clock pulse generator and the modified clock sense pulse latch is designed and tested by the Cadence Virtuoso 180 nm technology. The power consumption for 16-bit shift register is 0.705 mW at 500 MHz clock frequency and 0.395 mW at 100 MHz frequency. The proposed shift register saved 12% area and 19.50% power rather than other conventional shift register.

Keywords: low power; clock pulse generator; CPG; inverted-inverter; 180 nm; Cadence Virtuoso; complimentary pass transistor logic; area-efficiency; shift register.

DOI: 10.1504/IJIDSS.2020.109170

International Journal of Intelligent Defence Support Systems, 2020 Vol.6 No.1, pp.21 - 34

Received: 12 Nov 2018
Accepted: 19 Aug 2019

Published online: 01 Sep 2020 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article