Reconfigurable communication wrapper for QoS demand for network on chip
by S. Beulah Hemalatha; T. Vigneswaran
International Journal of Advanced Intelligence Paradigms (IJAIP), Vol. 12, No. 1/2, 2019

Abstract: Efficient communication wrapper design is one of the important research issues in network on chip. A single wrapper with fixed design parameter will not be efficient one for the heterogeneous environmental network on chip scenario. The system on chip has many different computing and communication blocks with different data rate and data format. To interconnect such a heteronymous block a standard-based wrapper framework such as OCI wrapper are proposed. But such standard wrapper does not support the QoS demand of the every block. So this work proposes a framework of reconfigurable communication wrapper design with support of QoS. The proposed framework is simulated in LABVIEW software and tested on National Instruments FlexRIO 7845R FPGA hardware. The result shows that on the fly re-configurability is achievable with the framework.

Online publication date: Fri, 14-Dec-2018

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Advanced Intelligence Paradigms (IJAIP):
Login with your Inderscience username and password:

    Username:        Password:         

Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email