A SysML and CLEAN-based methodology for digital circuits design
by Zakaria Lakhdara; Salah Merniz
International Journal of High Performance Systems Architecture (IJHPSA), Vol. 6, No. 4, 2016

Abstract: The increasing complexity of electronic systems requires a powerful abstraction and structuration mechanisms, as well as design methodologies that systematically and formally derives low-level concrete designs from high-level abstract ones. For this reason, in this research work, we present a methodological design approach that automatically generates a functional HDL code from SysML diagrams modelling hardware design. The generated HDL code is both verifiable and executable. While the first feature remains crucial for low-level design refinements, the second one enables design performance evaluation at early stages. In order to shed light on the features of the proposed approach, a case study is given. Specifically, it involves designing the micro-architecture of MIPS processor, generating its functional specification in CLEAN from its SysML model, and simulating it.

Online publication date: Fri, 20-Jan-2017

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of High Performance Systems Architecture (IJHPSA):
Login with your Inderscience username and password:

    Username:        Password:         

Forgotten your password?


Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com