High-performance ternary logic gates for nanoelectronics
by Mohammad Hossein Moaiyeri; Mohsen Shamohammadi; Fazel Sharifi; Keivan Navi
International Journal of High Performance Systems Architecture (IJHPSA), Vol. 5, No. 4, 2015

Abstract: This paper presents high-performance ternary buffer (STB), minimum (STMin) and maximum (STMax) circuits using carbon nanotube field effect transistors (CNTFETs). Multiple valued logic (MVL) has been introduced to overcome the complexity and interconnection problems of the binary integrated circuits. In addition, outstanding properties of CNTFETs such as possibility of adopting the desired threshold voltage make them very appropriate for voltage mode MVL circuits design. All circuits are examined in different conditions using Synopsys HSPICE simulator at 32 nm feature size. Power-delay product (PDP) of the proposed designs are lower than the latest presented ternary circuits about 33%, 33% and 64%, respectively.

Online publication date: Wed, 04-Nov-2015

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of High Performance Systems Architecture (IJHPSA):
Login with your Inderscience username and password:

    Username:        Password:         

Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com