An overview of achieving energy efficiency in on-chip networks Online publication date: Thu, 30-Sep-2010
by Masud Al Aziz, Samee Ullah Khan, Thanasis Loukopoulos, Pascal Bouvry, Hongxiang Li, Juan Li
International Journal of Communication Networks and Distributed Systems (IJCNDS), Vol. 5, No. 4, 2010
Abstract: Due to the increasing bandwidth demand for the network-on-chip (NoC), interconnection networks become a dominant source of energy consumption in systems-on-chip (SoCs) and chip multi processors (CMPs). Therefore, energy efficient NoC is key to a successful SoC development. This paper presents an overview of different techniques to achieve energy efficiency at the different levels of NoC design including: a) component level where dynamic voltage scaling (DVS) and dynamic link shutdown (DLS) techniques are reviewed; b) circuit level, e.g., voltage swinging of signals; c) architectural level, where specialised tools, such as Wattch and Orion are discussed. We also summarise research on thermal optimisation issues. To the best of our knowledge, this is the first survey of recent research results on the area.
Online publication date: Thu, 30-Sep-2010
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Communication Networks and Distributed Systems (IJCNDS):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email firstname.lastname@example.org