Hybrid PWM modulated cross switched asymmetrical multilevel inverter with reduced number of conducting devices Online publication date: Mon, 15-Feb-2021
by Thamizharasan Sandirasegarane; J. Maalmarugan; C. Krishnakumar
International Journal of Power Electronics (IJPELEC), Vol. 13, No. 2, 2021
Abstract: This paper brings out a new topology for a cascaded multilevel inverter (CMLI) with a view to reduce the number of power switching devices in the path of the current. The philosophy suggests the integration of a low voltage pulse width modulated (PWM) inverter along with a high voltage fundamental switching inverter to produce the specified number of output levels by switching the series connected DC sources of high voltage inverter in an additive and or subtractive combination with low voltage PWM inverter. It invites a hybrid PWM approach to the process of generating the pulses for synthesising the stepped nature in conjunction with the variable pulse width output. The use of a smaller number of switches to reach the output voltage show cases the ability of the modular architecture to expand the scope of CMLI. The artefacts of a field programmable gate array (FPGA) foster to realise its implementation in pulse generation for switching the devices and verify the simulated results for steady state and dynamic load conditions in order to attach a viability perspective for its use in the real world.
Online publication date: Mon, 15-Feb-2021
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Power Electronics (IJPELEC):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email firstname.lastname@example.org