Article Comments

Contributions from readers on our articles are very welcome. This form will let us retrieve the current data in the database and allows us to consider your comments.

Technology optimised fixed-point bit-parallel multiplier for LUT-based FPGAs
Burhan Khurshid; Roohie Naaz
International Journal of High Performance Systems Architecture (IJHPSA), 2016 Vol.6 No.1, pp.28 - 35
7 + 13 =

Thank you for your feedback.

Return to top