Title: Runtime power-aware energy-saving scheme for parallel applications

Authors: Vaibhav Sundriyal; Masha Sosonkina

Addresses: ODU Research Foundation, Old Dominion University, Norfolk, VA, USA ' Department of Modelling, Simulation and Visualization Engineering, Old Dominion University, Norfolk, VA, USA

Abstract: Energy consumption has become a major design constraint in modern computing systems. With the advent of petaflops architectures, power-efficient software stacks have become imperative for scalability. Modern processors provide techniques, such as dynamic voltage and frequency scaling (DVFS), to improve energy efficiency on-the-fly. Without careful application, however, DVFS and throttling may cause significant performance loss due to the system overhead. Typically, these techniques are used by constraining a priori the application performance loss, under which the energy savings are sought. This paper discusses potential drawbacks of such usage and proposes an energy-saving scheme that takes into account the instantaneous processor power consumption as presented by the 'running average power limit' (RAPL) technology from Intel. Thus, the need for the user to predefine a performance loss tolerance is avoided. Experiments, performed on NAS parallel benchmarks and large-scale linear system solvers from the pARMS package, show that the proposed scheme saves more energy than the approaches based on the predefined performance loss.

Keywords: dynamic voltage and frequency scaling; DVFS; power savings; throttling; running average power limit; RAPL; power metering.

DOI: 10.1504/IJHPSA.2017.091483

International Journal of High Performance Systems Architecture, 2017 Vol.7 No.3, pp.129 - 139

Received: 10 Oct 2016
Accepted: 02 Aug 2017
Published online: 02 May 2018 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article