Title: Trends toward on-chip networked microsystems

Authors: Timothy Mark Pinkston, Jeonghee Shin

Addresses: SMART Interconnects Group, Electrical Engineering-Systems Department, University of Southern California, Los Angeles, CA 90089-2562, USA. ' SMART Interconnects Group, Electrical Engineering-Systems Department, University of Southern California, Los Angeles, CA 90089-2562, USA

Abstract: This survey paper identifies some trends in the application, implementation technology, and processor architecture areas. A taxonomy which captures the influence of these trends on processor microsystems is presented, and the communication needs of various classes of these architectures is also briefly surveyed. We observe a trend toward on-chip networked microsystems derived from logically and physically partitioning the processor architecture. Partitioning the architecture logically enables the parallelism offered by growing application workloads to be well exploited. Partitioning the architecture physically enables the scaling properties of the underlying implementation technology to continue providing increased performance and not be encumbered by chip-crossing wire delay, which no longer is negligible. The impact on future research directions of this paradigm shift in the way microsystems are designed and intraconnected is briefly highlighted.

Keywords: interconnection networks; microprocessors; processor microsystems; on-chip networks; partitioned architectures; system-on-chip; taxonomy; communications; high performance computing; networking.

DOI: 10.1504/IJHPCN.2005.007862

International Journal of High Performance Computing and Networking, 2005 Vol.3 No.1, pp.3 - 18

Published online: 28 Sep 2005 *

Full-text access for editors Full-text access for subscribers Purchase this article Comment on this article