2021 Vol.17 No.12020 Vol.16 No.42020 Vol.16 No.2/32020 Vol.16 No.1 Free Access2019 Vol.15 No.3/42019 Vol.15 No.1/22019 Vol.14 No.42019 Vol.14 No.32019 Vol.14 No.22019 Vol.14 No.12019 Vol.13 No.42019 Vol.13 No.32019 Vol.13 No.22019 Vol.13 No.12018 Vol.12 No.42018 Vol.12 No.32018 Vol.12 No.22018 Vol.12 No.12018 Vol.11 No.42018 Vol.11 No.32018 Vol.11 No.22018 Vol.11 No.12017 Vol.10 No.62017 Vol.10 No.4/52017 Vol.10 No.32017 Vol.10 No.1/22016 Vol.9 No.5/62016 Vol.9 No.42016 Vol.9 No.32016 Vol.9 No.1/22015 Vol.8 No.42015 Vol.8 No.32015 Vol.8 No.22015 Vol.8 No.12014 Vol.7 No.42013 Vol.7 No.32012 Vol.7 No.22011 Vol.7 No.12010 Vol.6 No.3/42009 Vol.6 No.22009 Vol.6 No.12008 Vol.5 No.5/62008 Vol.5 No.42008 Vol.5 No.32007 Vol.5 No.1/22006 Vol.4 No.5/62006 Vol.4 No.3/42006 Vol.4 No.1/22005 Vol.3 No.5/62005 Vol.3 No.42005 Vol.3 No.2/32005 Vol.3 No.12004 Vol.2 No.2/3/42004 Vol.2 No.12004 Vol.1 No.42004 Vol.1 No.1/2/3

International Journal of High Performance Computing and Networking (IJHPCN)

International Journal of High Performance Computing and Networking

2004 Vol.2 No.1


Pages Title and author(s)
1-10Future ILP processors
Adrian Cristal, Josep Llosa, Mateo Valero, Daniel Ortega
DOI: 10.1504/IJHPCN.2004.009263
11-21A latency-conscious SMT branch prediction architecture
Ayose Falcon, Oliverio J. Santana, Alex Ramirez, Mateo Valero
DOI: 10.1504/IJHPCN.2004.009264
22-35Dynamic tiling for effective use of shared caches on multithreaded processors
Dimitrios S. Nikolopoulos
DOI: 10.1504/IJHPCN.2004.009265
36-44High-speed parallel external sorting of data with arbitrary distribution
Minsoo Jeon, Dongseung Kim
DOI: 10.1504/IJHPCN.2004.009266
45-54Optimising long-latency-load-aware fetch policies for SMT processors
Francisco J. Cazorla, Alex Ramirez, Mateo Valero, Enrique Fernandez
DOI: 10.1504/IJHPCN.2004.009267
55-64Bounding the minimal completion time in high-performance parallel processing
Lars Lundberg, Magnus Broberg, Kamilla Klonowska
DOI: 10.1504/IJHPCN.2004.009268

 

Return to top