Implementation and performance analysis of cascaded multilevel inverter using modified SVPWM techniques Online publication date: Wed, 25-Jul-2018
by Ch. Lokeshwar Reddy; P. Satish Kumar; M. Sushama
International Journal of Power Electronics (IJPELEC), Vol. 9, No. 3, 2018
Abstract: The space vector pulse width modulation (SVPWM), which is considered as an efficient PWM technology can also be used for multilevel inverters. This method is originally designed for two-level inverters. This paper introduces a modified SVPWM technique. The cascaded H-bridge multilevel inverter (CMLI) of 7-level, 9-level and 11-level are simulated for three different carrier PWM techniques. Here, carrier-based sinusoidal pulse width modulation (SPWM), third harmonic injected pulse width modulation (THIPWM), and modified carrier-based SVPWM are used as modulation strategies. These modulation strategies include phase disposition technique (PD), phase opposition disposition technique (POD), Alternate Phase Opposition Disposition technique (APOD), and Phase Shifted Carrier (PSC). These strategies have been implemented by using simulation and validated by experiment. The detailed examination of the simulation results has been presented and validated with experimental results of 11-level CMLI.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Power Electronics (IJPELEC):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook