Modelling and simulation tools for nanoscale transistor sizing Online publication date: Mon, 09-Jul-2018
by Abdoul Rjoub; Shihab AlKattab
International Journal of Simulation and Process Modelling (IJSPM), Vol. 13, No. 3, 2018
Abstract: A new simulation model based on artificial intelligence techniques optimises the width of transistor at nanoscale level in order to reduce the power delay product is presented in this paper. The proposed model is composed from three models: graph model (GM), mathematical model (MM) and heuristic model (HM). These models cooperate together homogeneously to enhance the performance and reduce the power dissipation by selecting the optimal transistor's width for each transistor in the circuit. Measurements and simulation results of the new model have been performed under 22 nm BSIM4 foundries. The average improvement in power delay product was 31% for 24-transistor full adder circuit and 43% 18-transistor C17 ISCAS benchmark circuit. The proposed model is called delay enhancement and leakage optimisation based on transistor sizing that will be appeared as (DELOTS) in the rest of the paper.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Simulation and Process Modelling (IJSPM):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com