Performance improvement in tree multiplier using full swing GDI logic based CLA adder Online publication date: Mon, 05-Feb-2018
by Shoba Mohan; Nakkeeran Rangaswamy
International Journal of Circuits and Architecture Design (IJCAD), Vol. 2, No. 3/4, 2016
Abstract: Designing multiplier with high speed low power and minimal layout structure is of prime importance. In this paper, we propose a new architecture of 8 × 8 Wallace tree multiplier by incorporating 4-2 compressor and full adder during the partial products reduction process. Also, the final carry propagate addition is performed by carry look ahead adder to reduce the delay. Further, the multiplier is implemented using full swing gate diffusion input (GDI) logic. This design is simulated using Cadence virtuoso at 45 nm technology model. The simulation results reveal that the proposed multiplier achieves 23% power reduction than the conventional tree multiplier. Also, a large amount of reduction in wiring head is attained for the proposed multiplier. Further, an analysis of circuit's performance variation with respect to process variations is done by Monte Carlo simulation. The results confirmed that proposed multiplier has more immune against process variation while comparing with existing designs.
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Circuits and Architecture Design (IJCAD):
Login with your Inderscience username and password:
Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.
If you still need assistance, please email subs@inderscience.com
Our Blog 
Follow us on Twitter 
Visit us on Facebook