Modular construction of model partitioning processes for parallel logic simulation
by Klaus Hering, Gudula Runger, Sven Trautmann
International Journal of Computational Science and Engineering (IJCSE), Vol. 1, No. 1, 2005

Abstract: Logic simulation of complex VLSI models is very time consuming. Simulation speed can be increased by model partitioning and assigning the resulting parts to simulator instances which cooperate over a loosely coupled system. We have developed a distributed framework, parallelMAP, that implements a hierarchical model partitioning strategy. It can serve both as production environment in VLSI design and as an experimental test bed for algorithm development. In this paper, we describe the possibilities that parallelMAP offers for the modular construction of partitioning processes, starting from basic sequential and parallel modules. Experimental experiences refer to IBM processor models comprising from 1.5 x 10⁵ to 2.5 x 10⁶ elements at gate level.

Online publication date: Thu, 02-Feb-2006

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Computational Science and Engineering (IJCSE):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com