Performance analysis for complex embedded applications
by Marek Jersak, Kai Richter, Rolf Ernst
International Journal of Embedded Systems (IJES), Vol. 1, No. 1/2, 2005

Abstract: Most existing performance analysis techniques for multi-processor systems with dynamic scheduling assume simple task dependencies. In realistic system, task dependencies are often complex, including multirate data dependencies, multiple activating inputs and cyclic dependencies or conditional communication. In this paper, we focus on the calculation of activation timing in the presence of such dependencies. These calculations have been integrated into a system-level performance analysis framework for heterogeneous architectures. Using a larger example, we demonstrate the use of this novel performance analysis for verifying all timing constraints, and for rapid design-space exploration and system optimisation.

Online publication date: Thu, 26-Jan-2006

The full text of this article is only available to individual subscribers or to users at subscribing institutions.

 
Existing subscribers:
Go to Inderscience Online Journals to access the Full Text of this article.

Pay per view:
If you are not a subscriber and you just want to read the full contents of this article, buy online access here.

Complimentary Subscribers, Editors or Members of the Editorial Board of the International Journal of Embedded Systems (IJES):
Login with your Inderscience username and password:

Username:        Password:          Forgotten your password?

Want to subscribe?
A subscription gives you complete access to all articles in the current issue, as well as to all articles in the previous three years (where applicable). See our Orders page to subscribe.

If you still need assistance, please email subs@inderscience.com